## Low Voltage 24-Bit I²C-bus I/O Expander

## Features

- ${ }^{2} \mathrm{C}$ to 24 -bit I/O ports expander
- 1 MHz Fast-mode Plus $\mathrm{I}^{2} \mathrm{C}$ bus
- Operating voltage range of 1.65 V to 5.5 V for both $I^{2} \mathrm{C}$ bus and I/O ports
- Four adjustable $I^{2} \mathrm{C}$ slave addresses via ADDR
- ${ }^{2} \mathrm{C}$ multiple-register group programming with global loop or local loop
- Active low reset input (RESET)
- Active low open-drain interrupt output (INT)
- Internal power-on reset and $\mathrm{I}^{2} \mathrm{C}$ software reset
- Noise filter on SCL/SDA inputs
- Input/Output port configurable
- Input with polarity/latch/pull-up/pull-down/ interrupt functions
- Allowing port input voltage above supply
- Interrupt with trigger/mask/clear/status features
- Programmable input debounce enable/time
- Output with bank/pin selectable push-pull or open-drain
- Bit-wise programmable output drive strength
- Low standby current of $4 \mu \mathrm{~A}$ typical at 3.3 V
- Maximum 25 mA driving capability for each port


## Applications

- Smartphone, Tablet and Wearables
- Laptop and Desktop


## Brief Description

KTS1620 is a 24 -bit general-purpose I/O expander via the $I^{2} \mathrm{C}$ bus for microcontrollers when additional $1 / O s$ are needed while keeping interconnections to the minimum.
KTS1620 has separate power rails (VDD_I2C and VDD_P) for $I^{2} \mathrm{C}$ bus and $\mathrm{I} / \mathrm{O}$ ports, both ranging from 1.65 V to 5.5 V , allowing mixed power system where $I^{2} \mathrm{C}$ bus power is not compatible with I/O port power.

KTS1620 meets the ${ }^{2} \mathrm{C}$ Fast-mode Plus spec up to 1 MHz . External reset input, internal power-on reset and $I^{2} \mathrm{C}$ software reset provide flexible ways to reset the IC. Four adjustable $I^{2} \mathrm{C}$ slave addresses allow multiple KTS1620s in one $\mathrm{I}^{2} \mathrm{C}$ bus system.

KTS1620 provides multiple ways to program the 24 -bit I/O ports. When the port works as input, it can program the polarity, latch, pull-up, pull-down and interrupt functions. The interrupt function includes the level/edge trigger, mask, clear, status features. For system with noisy input, KTS1620 also provides debounce function with programmable debounce time. When the port works as output, it can program output stage with bank/pin selectable push-pull or open-drain options, it can also program four drive strengths of the output stage to optimize the rise/fall times.

KTS1620 is available in a RoHS compliant 36 -ball 2.6 mm x 2.6 mm FO-WLP66 and a 32 -lead $5 \mathrm{~mm} \times 5 \mathrm{~mm} \times$ 0.75 mm Thin-QFN package.

## Typical Application



## Pin Descriptions

| Pin \# |  | Pin Name | Function |
| :---: | :---: | :---: | :---: |
| FO-WLP66-36 | TQFN5x5-32 |  |  |
| A1 | 25 | VDD_I2C | Power supply pin of the $\mathrm{I}^{2} \mathrm{C}$ bus |
| A2 | 26 | SDA | Bi -directional data pin of the $\mathrm{I}^{2} \mathrm{C}$ interface |
| A3 | 27 | SCL | Clock input pin of the $\mathrm{I}^{2} \mathrm{C}$ interface |
| A4 | 28 | VDD_P | Power supply pin of the I/O ports |
| A5 | 31 | ADDR | Input pin to program $\mathrm{I}^{2} \mathrm{C}$ slave address |
| A6 | 32 | VSS | Ground pin |
| B4 | 29 | RESET | Input pin for active-low reset |
| C4 | 30 | INT | Interrupt open-drain output pin |
| B1 | 24 | P0_0 | Port 0's bit-0 I/O pin |
| D4 | 11 | P0_1 | Port 0's bit-1 I/O pin |
| C1 | 23 | P0_2 | Port 0's bit-2 I/O pin |
| D2 | 20 | P0_3 | Port 0's bit-3 I/O pin |
| D1 | 21 | P0_4 | Port 0's bit-4 I/O pin |
| E1 | 19 | P0_5 | Port 0's bit-5 I/O pin |
| D3 | 15 | P0_6 | Port 0's bit-6 I/O pin |
| F1 | 18 | P0_7 | Port 0's bit-7 I/O pin |
| E2 | 17 | P1_0 | Port 1's bit-0 I/O pin |
| F2 | 16 | P1_1 | Port 1's bit-1 I/O pin |
| E3 | 14 | P1_2 | Port 1's bit-2 I/O pin |
| F3 | 13 | P1_3 | Port 1's bit-3 I/O pin |
| F4 | 12 | P1_4 | Port 1's bit-4 I/O pin |
| E4 | 10 | P1_5 | Port 1's bit-5 I/O pin |
| F5 | 9 | P1_6 | Port 1's bit-6 I/O pin |
| E5 | 8 | P1_7 | Port 1's bit-7 I/O pin |
| F6 | 7 | P2_0 | Port 2's bit-0 I/O pin |
| E6 | 6 | P2_1 | Port 2's bit-1 I/O pin |
| D5 | 22 | P2_2 | Port 2's bit-2 I/O pin |
| D6 | 5 | P2_3 | Port 2's bit-3 I/O pin |
| C5 | 2 | P2_4 | Port 2's bit-4 I/O pin |
| C6 | 3 | P2_5 | Port 2's bit-5 I/O pin |
| B5 | 4 | P2_6 | Port 2's bit-6 I/O pin |
| B6 | 1 | P2_7 | Port 2's bit-7 I/O pin |
| B2, B3, C2, C3 |  | NC | No connection |
|  | MC |  | Metal chassis. Connect to ground for electrical and thermal usage. MC is internally connected to VSS pin. |

FO-WLP66-36
Top View


TQFN55-32
Top View


32-Lead $5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 0.75 \mathrm{~mm}$
TQFN55-32 Package
Top Mark
KT Logo
KTS1620 = Part Number
MM = Device ID Code, YYZ = Date and Assembly Code
YYWWXXX = Serial Number technologies

## Absolute Maximum Ratings ${ }^{1}$

( $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Description | MIN | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD_I2C | $1^{2} \mathrm{C}$ bus power supply voltage | -0.5 | 6.5 | V |
| VDD_P | Port power supply voltage | -0.5 | 6.5 | V |
| Px_x | I/O port voltages | -0.5 | 6.5 | V |
| SCL, SDA, $\overline{\text { RESET }}$, ADDR | Control voltages | -0.5 | 6.5 | V |
| $\overline{\mathrm{INT}}$ | Output voltage | -0.5 | 6.5 | V |
| Іıк | Input clamp current at SCL/RESET/ADDR |  | $\pm 20$ | mA |
| lok | Output clamp current at $\overline{\mathrm{NT}}$ |  | $\pm 20$ | mA |
| ІІок | Input/output clamp current at all I/O ports and SDA |  | $\pm 20$ | mA |
| lol1 | Output low current at all I/O ports |  | 50 | mA |
| lol2 | Output low current at INT/SDA |  | 25 | mA |
| IoH | Output high current at all I/O ports |  | 25 | mA |
| IDD1 | Continue current through VSS |  | 200 | mA |
| IDD2 | Continue current through VDD_P |  | 160 | mA |
| IdD3 | Continue current through VDD_I2C |  | 10 | mA |
| TJ | Junction Operating Temperature Range | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Ts | Storage Temperature Range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Tlead | Maximum Soldering Temperature (at leads, 10 sec ) |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| ESD | HBM Electrical Static Discharge |  | 2.0 | kV |

## Recommended Operating Conditions

| Symbol | Description | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD_I2C | $1^{2} \mathrm{C}$ bus power supply voltage | 1.65 | 5.5 | V |
| VDD_P | Port power supply voltage | 1.65 | 5.5 | V |
| $\mathrm{V}_{\mathrm{H} 1}$ | High-level input voltage at SCL/SDA | $0.7 \times$ VDD_I2C | VDD_I2C | V |
| $\mathrm{V}_{\mathrm{H} 2}$ | High-level input voltage at RESET/ADDR | $0.7 \times$ VDD_I2C | 5.5 | V |
| $\mathrm{V}_{\text {IH3 }}$ | High-level input voltage at all I/O ports | $0.7 \times$ VDD_P | 5.5 | V |
| $\mathrm{V}_{\text {IL1 }}$ | Low-level input voltage at SCL/SDA/RESET/ADDR | -0.3 | $0.3 \times$ VDD_I2C | V |
| VIL2 | Low-level input voltage at all I/O ports | -0.3 | $0.3 \times$ VDD_P | V |
| Іон | High-level output current at all I/O ports |  | 10 | mA |
| lot | Low-level output current at all I/O ports |  | 25 | mA |
| TA | Operating ambient temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## Thermal Capabilities ${ }^{2}$

| Symbol | Description | Value | Unit |  |
| :---: | :--- | :---: | :---: | :---: |
| FO-WLP66-36 |  |  |  |  |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance - Junction to Ambient | 65.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation at $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ | 1530 | mW |  |
| $\Delta \mathrm{PD}_{\mathrm{D}} / \Delta \mathrm{T}$ | Derating Factor Above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -15.3 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |  |
| TQFN55-32 |  |  |  |  |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance - Junction to Ambient |  |  |  |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation at $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $\Delta \mathrm{P}_{\mathrm{D}} / \Delta \mathrm{T}$ | Derating Factor Above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2778 | mW |  |

## Ordering Information

| Part Number | Marking $^{3}$ | Operating <br> Temperature | Package |
| :---: | :---: | :---: | :---: |
| KTS1620EWA-TR | MMNGYYZJJAABB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | FO-WLP66-36 |
| KTS1620ERG-TR | MMYYZYYWWXXX | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TQFN55-32 |

2. Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.
3. "MMNGYYYZJJAABB" / "MMYYZYYWWXXX" are the device ID code, manufacturing code, date and assembly code, serial number / the device ID code, date and assembly code, serial number. technologies

## Electrical Characteristics ${ }^{4}$

Unless otherwise noted, the Min and Max specs are applied over the full operation temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, while Typ values are specified at room temperature $\left(25^{\circ} \mathrm{C}\right)$. VDD_P $=3.6 \mathrm{~V}$ and VDD_I2C $=1.8 \mathrm{~V}$.

| Symbol | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | Input Diode Clamp Voltage | $\mathrm{I}_{\mathrm{l}}=-18 \mathrm{~mA}$ | -1.2 |  |  | V |
| $\mathrm{V}_{\text {POR }}$ | Power On Reset Voltage on VDD_P |  |  | 1.28 | 1.5 | V |
| $\mathrm{V}_{\text {OH }}$ | Port High Level Output Voltage at 10 mA and Full Drive Strength | VDD_P $=1.65 \mathrm{~V}$ | 1.1 |  |  | V |
|  |  | VDD_P $=2.3 \mathrm{~V}$ | 1.7 |  |  | V |
|  |  | VDD_P $=3 \mathrm{~V}$ | 2.5 |  |  | V |
|  |  | VDD_P $=4.5 \mathrm{~V}$ | 4.0 |  |  | V |
| VoL | Port Low Level Output Voltage at 10 mA and Full Drive Strength | VDD_P $=1.65 \mathrm{~V}$ |  |  | 0.5 | V |
|  |  | VDD_P $=2.3 \mathrm{~V}$ |  |  | 0.3 | V |
|  |  | VDD_P $=3 \mathrm{~V}$ |  |  | 0.25 | V |
|  |  | VDD_P $=4.5 \mathrm{~V}$ |  |  | 0.2 | V |
| loL | Low Level Output Current | SDA: $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$, VDD_I2C $=1.65 \mathrm{~V}$ to 5.5 V | 15 |  |  | mA |
|  |  | $\overline{\mathrm{INT}}$ : V OL $=0.4 \mathrm{~V}$, VDD_P $=1.65 \mathrm{~V}$ to 5.5 V | 3 |  |  | mA |
| 1 | Input Current | ADDR/SCL/SDA/RESET: $\mathrm{V}_{1}=$ VDD_I2C or VSS | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Port High Level Input Current | Port: $\mathrm{V}_{1}=$ VDD_P $=1.65 \mathrm{~V}$ to 5.5 V | -1 |  | 2.8 | $\mu \mathrm{A}$ |
| $1 / 1$ | Port Low Level Input Current | Port: $\mathrm{V}_{1}=\mathrm{VSS}, \mathrm{VDD}$ P $=1.65 \mathrm{~V}$ to 5.5 V | -1 |  | 1 | $\mu \mathrm{A}$ |
| $I_{\text {D }}$ | Supply Current through VDD_P and VDD_I2C <br> SDA = $\overline{\text { RESET }}=$ VDD_I2C, ADDR = VDD_I2C or VSS, SCL with Input Clock | VDD_P $=3.6 \mathrm{~V}$ to 5.5V, Port $=$ VDD_P, $\mathrm{f}_{\text {ScL }}=0 \mathrm{kHz}$ |  | 7 | 13 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=2.3 \mathrm{~V}$ to 3.6 V , Port $=$ VDD_P, $\mathrm{fscl}^{\text {c }}=0 \mathrm{kHz}$ |  | 4 | 8.5 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=1.65 \mathrm{~V}$ to 2.3V, Port $=$ VDD_P, $\mathrm{f}_{\text {scl }}=0 \mathrm{kHz}$ |  | 2.6 | 6 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=3.6 \mathrm{~V}$ to 5.5V, Port $=$ VDD_P, $\mathrm{f}_{\text {ScL }}=400 \mathrm{kHz}$ |  | 18 | 29 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=2.3 \mathrm{~V}$ to 3.6V, Port $=$ VDD_P, $\mathrm{f}_{\text {ScL }}=400 \mathrm{kHz}$ |  | 10 | 17 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=1.65 \mathrm{~V}$ to 2.3V, Port $=$ VDD_P, $\mathrm{f}_{\text {SCL }}=400 \mathrm{kHz}$ |  | 6 | 12 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=3.6 \mathrm{~V}$ to 5.5V, Port $=$ VDD_P, $\mathrm{f}_{\text {ScL }}=1 \mathrm{MHz}$ |  | 36 | 55 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=2.3 \mathrm{~V}$ to 3.6V, Port $=$ VDD_P, $\mathrm{fscL}=1 \mathrm{MHz}$ |  | 20 | 30 | $\mu \mathrm{A}$ |
|  |  | VDD_P $=1.65 \mathrm{~V}$ to 2.3V, Port $=$ VDD_P, $\mathrm{f}_{\text {ScL }}=1 \mathrm{MHz}$ |  | 12 | 20 | $\mu \mathrm{A}$ |
|  |  | Pull-ups Enabled, Port $=$ VSS, $\mathrm{f}_{\text {ScL }}=0 \mathrm{kHz}$, VDD_P $=1.65 \mathrm{~V}$ to 5.5 V |  | 1.4 | 2.1 | mA |
| $\Delta \mathrm{l}_{\text {D }}$ | Additional Quiescent Current | ADDR/SCL/SDA/RESET: One Input at VDD_I2C -0.6V, Other Inputs at VDD_I2C or VSS |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | Port: One Input at VDD_P-0.6V, Other Inputs at VDD_P or VSS |  |  | 25 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {PU }}$ | Internal Pull-down Resistance |  | 50 | 100 | 150 | K $\Omega$ |
| $\mathrm{R}_{\text {PD }}$ | Internal Pull-up Resistance |  | 50 | 100 | 150 | K $\Omega$ |
| $\mathrm{I}^{2} \mathrm{C}$-Compatible Timing Specifications (SCL, SDA), see Figure 1 |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | SCL Clock Period |  | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | Data in setup time to SCL high |  | 50 |  |  | ns |
| $\mathrm{t}_{3}$ | Data out stable after SCL low |  | 0 |  |  | ns |
| $\mathrm{t}_{4}$ | SDA low setup time to SCL low (Start) |  | 0.26 |  |  | $\mu \mathrm{s}$ |
| t5 | SDA high hold time after SCL high (Stop) |  | 0.26 |  |  | $\mu \mathrm{S}$ |

[^1]

Figure 1. $I^{2} \mathrm{C}$ Compatible Interface Timing

## Typical Characteristics

VDD_P $=3.6 \mathrm{~V}$ and VDD_I2C $=1.8 \mathrm{~V}$, Cvdd_p $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {vDd_l2C }}=0.1 \mu \mathrm{~F} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.


Supply Current vs. Temperature ( $\mathbf{f s c l}=1 \mathbf{M H z}$ )


I/O High Voltage vs Temperature


Supply Current vs. Temperature ( $\mathrm{fscL}^{\mathrm{I}} \mathbf{= 4 0 0 \mathrm { kHz } \text { ) }}$


Supply Current vs. Supply Voltage


I/O Low Voltage vs Temperature


## Typical Characteristics



I/O Sink Current vs LOW-level Output Voltage (1.65V)


I/O Sink Current vs LOW-level Output Voltage (2.5V)


I/O Sink Current vs LOW-level Output Voltage (5V)


I/O Sink Current vs LOW-level Output Voltage (1.8V)


I/O Sink Current vs LOW-level Output Voltage (3.3V)


I/O Sink Current vs LOW-level Output Voltage (5.5V)


## Typical Characteristics

$V D D_{1} P=3.6 \mathrm{~V}$ and $V D D_{1} I 2 \mathrm{C}=1.8 \mathrm{~V}, \mathrm{C}_{\text {VDd_P }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{V D D \_12 \mathrm{C}}=0.1 \mu \mathrm{~F} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
I/O Source Current vs HIGH-level Output Voltage (1.65V) I/O Source Current vs HIGH-level Output Voltage (1.8V)



I/O Source Current vs HIGH-level Output Voltage (2.5V)


I/O Source Current vs HIGH-level Output Voltage (5V)



I/O Source Current vs HIGH-level Output Voltage (3.3V)

I/O Source Current vs HIGH-level Output Voltage (5.5V)


## Typical Characteristics

VDD_P $=3.6 \mathrm{~V}$ and VDD_I2C $=1.8 \mathrm{~V}$, Cvdd_p $=0.1 \mu \mathrm{~F}, \mathrm{CvDD}_{2} 2 \mathrm{CC}=0.1 \mu \mathrm{~F} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
Supply Current vs. Number of I/O Held LOW
(Pull-up Resistors Enabled)


## Block Diagram



## Functional Description

KTS1620 is a 24 -bit general-purpose I/O expander via the $I^{2} \mathrm{C}$ bus, it has two input power rails. VDD_I2C provides the power for the $I^{2} \mathrm{C}$ bus pins (SCL/SDA), VDD_P provides the power for all the IO ports and other internal circuits.

## Power-on Reset

When the supply voltage at VDD_P pin is below power-on reset threshold, the IC is kept in power-on reset condition, all the ${ }^{2} \mathrm{C}$ registers are cleared to their default setting and the interrupt output $\overline{\mathrm{INT}}$ is also reset. This happens when the IC is powered on or through the power-reset cycle.

## External Reset ( $\overline{\text { RESET }}$ )

The active-low input pin RESET can also be used to reset the IC, all the ${ }^{2} \mathrm{C}$ registers are cleared to their default setting and the interrupt output $\overline{\text { INT }}$ is also reset. An external pull-up resistor between RESET and VDD_I2C is suggested to enable the IC. If RESET pin is left floating, an internal pull-up resistor also enables the IC.

## ${ }^{2}{ }^{2} \mathrm{C}$ Serial Data Bus

KTS1620 supports Fast-mode Plus ${ }^{2} \mathrm{C}$ bus protocol, with speed up to 1 MHz .
A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the bus is called a master, whereas the devices controlled by the master are known as slaves. A master device must generate the serial clock (SCL), control bus access and generate START and STOP conditions to control the bus. KTS1620 operates as a slave on the ${ }^{2} \mathrm{C}$ bus. Within the bus specifications a standard mode ( 100 kHz maximum clock rate), a fast mode ( 400 kHz maximum clock rate) and a fast-mode plus ( 1 MHz maximum clock rate) are defined. KTS1620 works in all modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.
The following bus protocol has been defined in Figure 2:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high are interpreted as control signals.

Accordingly, the following bus conditions have been defined:


Figure 2. Data Transfer on $\mathrm{I}^{2} \mathrm{C}$ Serial Bus

## Bus Not Busy

Both data and clock lines remain HIGH.

## Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

## Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

## Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

## Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Setup and hold times must also be taken into account.
There are two kinds of $\mathrm{I}^{2} \mathrm{C}$ data transfer cycles: write cycle and read cycle.

## $I^{2}$ C Write Cycle

For ${ }^{12} \mathrm{C}$ write cycle, data is transferred from a master to a slave. The first byte transmitted is the 7 -bit slave address plus one bit of ' 0 ' for write. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first. Figure 3 shows the sequence of the $\mathrm{I}^{2} \mathrm{C}$ write cycle.

From Master to Slave

$$
\begin{aligned}
& \text { S = Start } \\
& \text { A = Acknowledge (SDA Low) } \\
& \text { P = Stop }
\end{aligned}
$$

Figure 3. ${ }^{2}$ C Write Cycle
${ }^{1}$ ² Write Cycle Steps:

- Master generates start condition.
- Master sends 7 -bit slave address and 1 -bit data direction ‘0’ for write.
- Slave sends acknowledge if the slave address is matched.
- Master sends 8 -bit register address.
- Slave sends acknowledge.
- Master sends 8 -bit data for that addressed register.
- Slave sends acknowledge.
- If master sends more data bytes, the register address will be incremented by one after each acknowledge.
- Master generate stop condition to finish the write cycle.


## $1^{2}$ C Read Cycle

For $I^{2} \mathrm{C}$ read cycle, data is transferred from a slave to a master. But to start the read cycle, master needs to write the register address first to define which register data to read. Figure 4 shows the steps of the $\mathrm{I}^{2} \mathrm{C}$ read cycle.
From Master to Slave
S = Start
Rs = Repeated Start
A = Acknowledge (SDA Low)
$A^{*}=$ No Acknowledge (SDA High)
P = Stop

Figure 4. ${ }^{2}$ C Read Cycle
${ }^{12} \mathrm{C}$ Read Cycle Steps:

- Master generates start condition.
- Master sends 7 -bit slave address and 1 -bit data direction '0’ for write.
- Slave sends acknowledge if the slave address is matched.
- Master sends 8 -bit register address.
- Slave sends acknowledge.
- Master generates repeated start condition.
- Master sends 7 -bit slave address and 1-bit data direction ' 1 ' for read.
- Slave sends acknowledge if the slave address is matched.
- Slave sends the data byte of that addressed register.
- If master sends acknowledge, the register address will be incremented by one after each acknowledge and the slave will continue to send the data for the updated addressed register.
- If master sends no acknowledge, the slave will stop sending the data.
- Master generate stop condition to finish the read cycle. technologies


## $\mathrm{I}^{2} \mathrm{C}$ Device Address

KTS1620 has four programmable ${ }^{2} \mathrm{C}$ device addresses, controlled by ADDR pin's connection, this allows up to four KTS1620 ICs to share the same ${ }^{2} \mathrm{C}$ bus. Table 1 shows the four 7 -bit I ${ }^{2} \mathrm{C}$ device addresses depending on ADDR's connection to SCL, SDA, VSS or VDD_I2C. The first 5 bits are fixed as ' 01000 ', the last 2 bits are programmable. The device address is detected during the power-on reset, and it can't be changed after that.

Table 1. ${ }^{2}$ C Device Address Map

| ADDR | 7-Bit I ${ }^{2}$ C Device Address |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| SCL | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| SDA | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| VSS | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| VDD_I2C | 0 | 1 | 0 | 0 | 0 | 1 | 1 |

## $I^{2} \mathrm{C}$ Software Reset

The $I^{2} \mathrm{C}$ software reset provides another way to reset the IC without triggering VDD_P power-on reset or using external reset pin RESET. The following procedure defines the $I^{2} \mathrm{C}$ software reset steps:

- Master generates start condition.
- Master sends 7 -bit reserved device address '0000000’ and 1-bit data direction '0’ for write.
- Slave only sends acknowledge after seeing both the device address and write bit above. Otherwise, no acknowledge is generated.
- Master sends 8 -bit data '06h'.
- Slave sends acknowledge after seeing the 8 -bit data '06h'. If the data is not '06h', slave doesn't acknowledge. If master continues to send more than 1-byte data, slave doesn't acknowledge any more.
- Master generates stop condition to finish the write cycle. After that, slave resets all ${ }^{2} \mathrm{C}$ registers to their default setting and resets the interrupt output $\overline{\mathrm{INT}}$. If master sends a repeated start instead, slave doesn't reset.
Figure 5 shows the steps of $\mathrm{I}^{2} \mathrm{C}$ software reset.


Figure 5. $\mathbf{I}^{2} \mathrm{C}$ Software Reset

## Multiple-register Group Programming

For the 8 -bit ${ }^{2} \mathrm{C}$ C register address, KTS1620 uses the lowest 7 bits as register address, and uses the highest one bit to define how the multiple-register group is programmed (global loop or local loop).
When the highest one bit is ' 1 ', the lowest 7 -bit register address is automatically incremented globally for multipleregister $I^{2} \mathrm{C}$ read or write until $I^{2} \mathrm{C}$ stop comes. All the reserved registers are skipped during the incrementation. After the last register (address = 76h) is read or write, the address will move back to the first register (address = 00 h ). This allows user to program multiple $\mathrm{I}^{2} \mathrm{C}$ registers sequentially within one $\mathrm{I}^{2} \mathrm{C}$ command, this is defined as global loop programming.
When the highest one bit is ' 0 ', the lowest 7 -bit register address is only incremented within the same register group for multiple-register $I^{2} \mathrm{C}$ read or write until $I^{2} \mathrm{C}$ stop comes. After the last register of that group is read or
write, the address will move back to the first register of that group. Most of the register group includes 3 registers. There are two special 6-register groups with the address of 40h~45h and 60h~65h, and one special 1-register group with the address of 5 Ch . This allows user to program multiple $I^{2} \mathrm{C}$ registers in the same register group sequentially within one $I^{2} \mathrm{C}$ command, this is defined as local loop programming.
If only one register needs to be read or write, the highest one bit can be ' 0 ' or ' 1 '. There is no acknowledge when reading or writing the reserved registers.

## $I^{2} \mathrm{C}$ Register Map

Table 2 summarizes the $52 I^{2} \mathrm{C}$ registers. They can be reset to default values by power-on reset, toggling RESET pin or $I^{2} \mathrm{C}$ software reset.

## Table 2. $I^{2} \mathrm{C}$ Register Map

| 7-bit Register Address (Bin) |  |  |  |  |  |  | 7-bit Register Address (Hex) | Register | Read/Write | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00h | Input port 0 | read only | xxxxxxxx |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01h | Input port 1 | read only | xxxxxxxx |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02h | Input port 2 | read only | xxxxxxxx |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03h | reserved | reserved | reserved |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04h | Output port 0 | read/write | 11111111 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05h | Output port 1 | read/write | 11111111 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06h | Output port 2 | read/write | 11111111 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07h | reserved | reserved | reserved |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08h | Polarity inversion port 0 | read/write | 00000000 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 09h | Polarity inversion port 1 | read/write | 00000000 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0Ah | Polarity inversion port 2 | read/write | 00000000 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0Bh | reserved | reserved | reserved |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0Ch | Configuration port 0 | read/write | 11111111 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0Dh | Configuration port 1 | read/write | 11111111 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0Eh | Configuration port 2 | read/write | 11111111 |
| - | - | - | - | - | - | - | 0Fh to 3Fh | reserved | reserved | reserved |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40h | Output drive strength port 0A | read/write | 11111111 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 41h | Output drive strength port 0B | read/write | 11111111 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 42h | Output drive strength port 1A | read/write | 11111111 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 43h | Output drive strength port 1B | read/write | 11111111 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 44h | Output drive strength port 2A | read/write | 11111111 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 45h | Output drive strength port 2B | read/write | 11111111 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 46h | reserved | reserved | reserved |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 47h | reserved | reserved | reserved |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 48h | Input latch port 0 | read/write | 00000000 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49h | Input latch port 1 | read/write | 00000000 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 4Ah | Input latch port 2 | read/write | 00000000 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 4Bh | reserved | reserved | reserved |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 4Ch | Pull-up/pull-down enable port 0 | read/write | 00000000 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 4Dh | Pull-up/pull-down enable port 1 | read/write | 00000000 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 4Eh | Pull-up/pull-down enable port 2 | read/write | 00000000 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 4Fh | reserved | reserved | reserved |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50h | Pull-up/pull-down selection port 0 | read/write | 11111111 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 51h | Pull-up/pull-down selection port 1 | read/write | 11111111 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 52h | Pull-up/pull-down selection port 2 | read/write | 11111111 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 53h | reserved | reserved | reserved |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 54h | Interrupt mask port 0 | read/write | 11111111 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 55h | Interrupt mask port 1 | read/write | 11111111 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 56h | Interrupt mask port 2 | read/write | 11111111 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 57h | reserved | reserved | reserved |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 58h | Interrupt status port 0 | read only | 00000000 |


| 7-bit Register Address (Bin) |  |  |  |  |  |  | 7-bit Register Address (Hex) | Register | Read/Write | Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |  |  |  |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 59h | Interrupt status port 1 | read only | 00000000 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 5Ah | Interrupt status port 2 | read only | 00000000 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 5Bh | reserved | reserved | reserved |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 5Ch | Output port configuration | read/write | 00000000 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 5Dh | reserved | reserved | reserved |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 5Eh | reserved | reserved | reserved |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 5Fh | reserved | reserved | reserved |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 60h | Interrupt edge port 0A | read/write | 00000000 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 61h | Interrupt edge port 0B | read/write | 00000000 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 62h | Interrupt edge port 1A | read/write | 00000000 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 63h | Interrupt edge port 1B | read/write | 00000000 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 64h | Interrupt edge port 2A | read/write | 00000000 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 65h | Interrupt edge port 2B | read/write | 00000000 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 66h | reserved | reserved | reserved |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 67h | reserved | reserved | reserved |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 68h | Interrupt clear port 0 | write only | 00000000 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 69h | Interrupt clear port 1 | write only | 00000000 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 6Ah | Interrupt clear port 2 | write only | 00000000 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 6Bh | reserved | reserved | reserved |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 6Ch | Input status port 0 | read only | xxxxxxxx |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 6Dh | Input status port 1 | read only | xxxxxxxx |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 6Eh | Input status port 2 | read only | xxxxxxxx |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 6Fh | reserved | reserved | reserved |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 70h | Individual pin output port 0 configuration | read/write | 00000000 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 71h | Individual pin output port 1 configuration | read/write | 00000000 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 72h | Individual pin output port 2 configuration | read/write | 00000000 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 73h | reserved | reserved | reserved |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 74h | Switch debounce enable port 0 | read/write | 00000000 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 75h | Switch debounce enable port 1 | read/write | 00000000 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 76h | Switch debounce count | read/write | 00000000 |
| - | - | - | - | - | - | - | 77h to 7Fh | reserved | reserved | reserved |

## Input Port Registers (00h, 01h, 02h)

The Input Port Registers (registers 00h, 01h, 02h) reflect the incoming logic levels of the pins. The Input port registers are read only, writes to these registers have no effect and the transaction will be acknowledged (ACK). The default value ' $X$ ' is determined by the externally applied logic level. If a pin is configured as an output (registers $04 \mathrm{~h}, 05 \mathrm{~h}, 06 \mathrm{~h}$ ), the port value is equal to the actual voltage level on that pin. If the output is configured as open-drain (register 5Ch and registers 70h, 71h, 72h), the input port value is forced to 0 .
After reading input port registers, all interrupts will be cleared.
Table 3. Input Port 0 Register (Address 00h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 10.7 | 10.6 | 10.5 | 10.4 | 10.3 | 10.2 | 10.1 | 10.0 |
| Default | X | X | X | X | X | X | X | X |

Table 4. Input Port 1 Register (Address 01h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | I 1.7 | I 1.6 | I 1.5 | I 1.4 | I 1.3 | I 1.2 | I 1.1 | X 1.0 |
| Default | X | X | X | X | X | X | X | X |

## Table 5. Input Port 2 Register (Address 02h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | I 2.7 | I 2.6 | I 2.5 | I 2.4 | I 2.3 | I 2.2 | I 2.1 | I 2.0 |
| Default | X | X | X | X | X | X | X | X |

## Output Port Registers (04h, 05h, 06h)

The Output Port Registers (registers 04h, 05h, 06h) show the outgoing logic levels of the pins defined as outputs by the Configuration Registers. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that was written to these registers, not the actual pin value.

Table 6. Output Port 0 Register (Address 04h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | O 0.7 | O .6 | O 0.5 | O 0.4 | O 0.3 | O 0.2 | O 0.1 | O 0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 7. Output Port 1 Register (Address 05h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 01.7 | O 1.6 | 01.5 | 01.4 | 01.3 | O 1.2 | 01.1 | 01.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 8. Output Port 2 Register (Address 06h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | O 2.7 | O 2.6 | O 2.5 | O 2.4 | O 2.3 | O 2.2 | O 2.1 | O 2.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Polarity Inversion Registers (08h, 09h, 0Ah)

The Polarity Inversion Registers (registers 08h, 09h, 0Ah) allow polarity inversion of pins defined as inputs by the Configuration Registers. If a bit in these registers is set (written with ' 1 '), the corresponding port pin's polarity is inverted in the input register. If a bit in this register is cleared (written with a ' 0 '), the corresponding port pin's polarity is retained.

Table 9. Polarity Inversion Port 0 Register (Address 08h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | N 0.7 | N 0.6 | N 0.5 | N 0.4 | N 0.3 | N 0.2 | N 0.1 | N 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 10. Polarity Inversion Port 1 Register (Address 09h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | N 1.7 | N 1.6 | N 1.5 | N 1.4 | N 1.3 | N 1.2 | N 1.1 | N 1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 11. Polarity Inversion Port 2 Register (Address 0Ah)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | N 2.7 | N 2.6 | N 2.5 | N 2.4 | N 2.3 | N 2.2 | N 2.1 | N 2.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Configuration Registers (0Ch, ODh, 0Eh)
The Configuration Registers (registers 0Ch, ODh, OEh) configure the direction of the I/O pins. If a bit in these registers is set to 1 , the corresponding port pin is enabled as an input. If a bit in these registers is cleared to 0 , the corresponding port pin is enabled as an output.

Table 12. Configuration Port 0 Register (Address 0Ch)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | C 0.7 | C 0.6 | C 0.5 | C 0.4 | C 0.3 | C 0.2 | C 0.1 | C 0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 13. Configuration Port 1 Register (Address 0Dh)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | C 1.7 | C 1.6 | C 1.5 | C 1.4 | C 1.3 | C 1.2 | C 1.1 | C 1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 14. Configuration Port 2 Register (Address 0Eh)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | C 2.7 | C 2.6 | C 2.5 | C 2.4 | C 2.3 | C 2.2 | C 2.1 | C 2.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Output Drive Strength Registers (40h, 41h, 42h, 43h, 44h, 45h)
The Output Drive Strength Registers (registers 40h, 41h, 42h, 43h, 44h, 45h) control the output drive level of the GPIO. Each GPIO can be configured independently to a certain output current level by two register control bits. For example Port 0.7 is controlled by register 41 h CC0.7 (bits [7:6]), Port 0.6 is controlled by register 41 h CC0.6 (bits [5:4]). The output drive level of the GPIO is programmed $00 \mathrm{~b}=0.25 \mathrm{x}, 01 \mathrm{~b}=0.5 \mathrm{x}, 10 \mathrm{~b}=0.75 \mathrm{x}$ or $11 \mathrm{~b}=1 \mathrm{x}$ of the drive capability of the $\mathrm{I} / \mathrm{O}$.

Table 15. Output Drive Strength Port 0A Register (Address 40h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | $\operatorname{CC} 0.3$ |  | $\operatorname{CC} 0.2$ |  | $\operatorname{CC} 0.1$ |  | $\operatorname{CCO}$ |  |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 16. Output Drive Strength Port OB Register (Address 41h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | $\operatorname{CC} 0.7$ |  | $\operatorname{CCO} 0$ |  | $\operatorname{CC} 0.5$ |  | $\operatorname{CCO}$ |  |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 17. Output Drive Strength Port 1A Register (Address 42h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | CC1.3 |  | CC1.2 |  | CC1.1 |  | CC1.0 |  |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 18. Output Drive Strength Port 1B Register (Address 43h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | CC 1.7 |  | CC 1.6 |  | CC 1.5 |  | CC 1.4 |  |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | technologies

Table 19. Output Drive Strength Port 2A Register (Address 44h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | CC 2.3 |  | CC 2.2 |  | CC 2.1 |  | CC 2.0 |  |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 20. Output Drive Strength Port 2B Register (Address 45h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | CC2.7 |  | CC2.6 |  | CC2.5 |  | CC2.4 |  |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Input Latch Registers (48h, 49h, 4Ah)

The Input Latch Registers (registers 48h, 49h, 4Ah) enable and disable the input latch of the I/O pins. These registers are effective only when the pin is configured as an input port. When an input latch register bit is 0 , the corresponding input pin state is not latched. A state change in the corresponding input pin generates an interrupt. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input port register is read, then the interrupt is cleared.

When an input latch register bit is 1 , the corresponding input pin state is latched. A change of state of the input generates an interrupt and the input logic value is loaded into the corresponding bit of the input port register (registers $00 \mathrm{~h}, 01 \mathrm{~h}$ and 02 h ). A read of the input port register clears the interrupt. If the input pin returns to its initial logic state before the input port register is read, then the interrupt is not cleared and the corresponding bit of the input port register keeps the logic value that initiated the interrupt.
For example, if the P0_4 input was as logic 0 and the input goes to logic 1 then back to logic 0 , the input port 0 register will capture this change and an interrupt is generated (if unmasked). When the read is performed on the input port 0 register, the interrupt is cleared, assuming there were no additional input(s) that have changed, and bit 4 of the input port 0 register will read ' 1 '. The next read of the input port register bit 4 register should now read ' 0 '.
An interrupt remains active when a non-latched input simultaneously switches state with a latched input and then returns to its original state. A read of the input register reflects only the change of state of the latched input and also clears the interrupt. The interrupt is cleared if the input latch register changes from latched to nonlatched configuration and I/O pin returns to its original state.
If the input pin is changed from latched to non-latched input, a read from the input port register reflects the current port logic level. If the input pin is changed from non-latched to latched input, the read from the input register reflects the latched logic level.

Table 21. Input Latch Port 0 Register (Address 48h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | L 0.7 | L 0.6 | L 0.5 | L 0.4 | L 0.3 | L 0.2 | L 0.1 | L 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 22. Input Latch Port 1 Register (Address 49h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | L 1.7 | L 1.6 | L 1.5 | L 1.4 | L 1.3 | L 1.2 | L 1.1 | L 1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 23. Input Latch Port 2 Register (Address 4Ah)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | L 2.7 | L 2.6 | L 2.5 | L 2.4 | L 2.3 | L 2.2 | L 2.1 | L 2.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Pull-up/Pull-down Enable Registers (4Ch, 4Dh, 4Eh)

The Pull-up and Pull-down Enable Registers allow the user to enable or disable pull-up/pull-down resistors on the I/O pins. Setting the bit to logic 1 enables the selection of pull-up/pull-down resistors. Setting the bit to logic 0 disconnects the pull-up/pull-down resistors from the I/O pins. Also, the resistors will be disconnected when the outputs are configured as open-drain outputs. Use the pull-up/pull-down registers to select either a pull-up or pull-down resistor.

Table 24. Pull-up/Pull-down Enable Port 0 Register (Address 4Ch)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | PE0.7 | PE0.6 | PE0.5 | PE0.4 | PE0.3 | PE0.2 | PE0.1 | PE0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 25. Pull-up/Pull-down Enable Port 1 Register (Address 4Dh)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | PE1.7 | PE1.6 | PE1.5 | PE1.4 | PE1.3 | PE1.2 | PE1.1 | PE1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 26. Pull-up/Pull-down Enable Port 2 Register (Address 4Eh)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | PE2.7 | PE2.6 | PE2.5 | PE2.4 | PE2.3 | PE2.2 | PE2.1 | PE2.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Pull-up/Pull-down Selection Registers (50h, 51h, 52h)

The I/O port can be configured to have pull-up or pull-down resistor by programming the pull-up/pull-down selection register. Setting a bit to logic 1 selects a $100 \mathrm{k} \Omega$ pull-up resistor for that l/O pin. Setting a bit to logic 0 selects a $100 \mathrm{k} \Omega$ pull-down resistor for that I/O pin. If the pull-up/down feature is disconnected, writing to this register will have no effect on I/O pin. Typical value is $100 \mathrm{k} \Omega$ with minimum of $50 \mathrm{k} \Omega$ and maximum of $150 \mathrm{k} \Omega$.

Table 27. Pull-up/Pull-down Selection Port 0 Register (Address 50h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | PUD0.7 | PUD0.6 | PUD0.5 | PUD0.4 | PUD0.3 | PUD0.2 | PUD0.1 | PUD0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 28. Pull-up/Pull-down Selection Port 1 Register (Address 51h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | PUD1.7 | PUD1.6 | PUD1.5 | PUD1.4 | PUD1.3 | PUD1.2 | PUD1.1 | PUD1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table29. Pull-up/Pull-down Selection Port 2 Register (Address 52h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | PUD2.7 | PUD2.6 | PUD2.5 | PUD2.4 | PUD2.3 | PUD2.2 | PUD2.1 | PUD2.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Interrupt Mask Registers (54h, 55h, 56h)

Interrupt Mask Registers are set to logic 1 upon power-on, disabling interrupts during system start-up. Interrupts may be enabled by setting corresponding mask bits to logic 0 . If an input changes state and the corresponding bit in the Interrupt mask register is set to 1 , the interrupt is masked and the interrupt pin will not be asserted. If the corresponding bit in the Interrupt mask register is set to 0 , the interrupt pin will be asserted. When an input
changes state and the resulting interrupt is masked (interrupt mask bit is 1), setting the input mask register bit to 0 will cause the interrupt pin to be asserted. If the interrupt mask bit of an input that is currently the source of an interrupt is set to 1 , the interrupt pin will be de-asserted.

Table 30. Interrupt Mask Port 0 Register (Address 54h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | M 0.7 | M 0.6 | M 0.5 | M 0.4 | M 0.3 | M 0.2 | M 0.1 | M 0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 31. Interrupt Mask Port 1 Register (Address 55h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | M 1.7 | M 1.6 | M 1.5 | M 1.4 | M 1.3 | M 1.2 | M 1.1 | M 1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 32. Interrupt Mask Port 2 Register (Address 56h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | M 2.7 | M 2.6 | M 2.5 | M 2.4 | M 2.3 | M 2.2 | M 2.1 | M 2.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Interrupt Status Registers (58h, 59h, 5Ah)

The read-only interrupt status registers are used to identify the source of an interrupt. When read, a logic 1 indicates that the corresponding input pin was the source of the interrupt. A logic 0 indicates that the input pin is not the source of an interrupt. When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt status bit will return logic 0 .
Table 33. Interrupt Status Port 0 Register (Address 58h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | S 0.7 | S 0.6 | S 0.5 | S 0.4 | S 0.3 | S 0.2 | S 0.1 | S 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 34. Interrupt Status Port 1 Register (Address 59h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | S 1.7 | S 1.6 | S 1.5 | S 1.4 | S 1.3 | S 1.2 | S 1.1 | S 1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 35. Interrupt Status Port 2 Register (Address 5Ah)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | S 2.7 | S 2.6 | S 2.5 | S 2.4 | S 2.3 | S 2.2 | S 2.1 | S 2.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Output Port Configuration Register (5Ch)

The output port configuration register selects port-wise push-pull or open-drain I/O stage. A logic 0 configures the I/O as push-pull. A logic 1 configures the I/O as open-drain and the recommended command sequence is to program this register (5Ch) before the Configuration Register (0Ch, 0Dh, 0Eh) sets the port pins as outputs.
ODEN0 configures P0_x, ODEN1 configures P1_x, and ODEN2 configures P2_x.
Individual pins may be programmed as open-drain or push-pull by programming Individual Pin Output Configuration registers (70h, 71h, 72h). technologies

A register group read or write operation is not allowed on this register. Successive read or write accesses will remain at this register address.

Table 36. Output Port Configuration Register (Address 5Ch)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | reserved |  |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Interrupt Edge Registers (60h, 61h, 62h, 63h, 64h, 65h)

The Interrupt Edge Registers determine what action on an input pin will cause an interrupt along with the Interrupt Mask registers ( $54 \mathrm{~h}, 55 \mathrm{~h}$ and 56 h ). If the Interrupt is enabled (set ' 0 ' in the Mask register) and the action at the corresponding pin matches the required activity, the INT output will become active. The default value for each pin is 00b or level triggered, meaning a level change on the pin will cause an interrupt event. A level triggered action means a change in logic state (HIGH-to-LOW or LOW-to-HIGH), since the last read of the Input Port Register (00h, 01h or 02h) which can be latched with a corresponding '1' set in the Input Latch Register (48h, 49h, 4Ah). If the Interrupt Edge Register entry is set to 11 b , any edge, positive or negative, causes an interrupt event. If an entry is 01 b , only a positive-going edge will cause an interrupt event, while a 10 b will require a negative edge to cause an interrupt event. These edge interrupt events are latched, regardless of the status of the Input Latch Register (48h, 49h, 4Ah). These edged interrupts can be cleared in a number of ways: Reading Input Port Registers (00h, 01h, 02h); setting the Interrupt Mask Register (54h, 55h, 56h) to 1 (masked); setting the Interrupt Clear Register (68h, 69h, 6Ah) to 1 (this is a write-only register); resetting the Interrupt Edge Register (60h to 65h) back to 0.

Table 37. Interrupt Edge Port 0A Register (Address 60h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IE 0.3 |  | IE 0.2 |  | IE0.1 |  | IE 0.0 |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 38. Interrupt Edge Port 0B Register (Address 61h)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IE0.7 |  | IE0.6 |  | IE0.5 |  | IE0.4 |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table39. Interrupt Edge Port 1A Register (Address 62h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IE1.3 |  | IE1.2 |  | IE1.1 |  | IE1.0 |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 40. Interrupt Edge Port 1B Register (Address 63h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IE 1.7 |  | IE1.6 |  | IE1.5 |  | IE1.4 |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 41. Interrupt Edge Port 2A Register (Address 64h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IE2.3 |  | IE2.2 |  | IE2.1 |  | IE2.0 |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | technologies

## Table 42. Interrupt Edge Port 2B Register (Address 65h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IE2.7 |  | IE2.6 |  | IE2.5 |  | IE2.4 |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 43. Interrupt Edge Bits (IEx.x)

| Bit 1 | Bit $\mathbf{0}$ | Description |
| :---: | :---: | :--- |
| 0 | 0 | level-triggered interrupt |
| 0 | 1 | positive (rising) edge triggered interrupt |
| 1 | 0 | negative (falling) edge triggered interrupt |
| 1 | 1 | any edge (positive or negative) triggered interrupt |

## Interrupt Clear Registers (68h, 69h, 6Ah)

The write-only interrupt clear registers clear individual interrupt sources (status bit). Setting an individual bit or any combination of bits to logic 1 will reset the corresponding interrupt source, so if that source was the only event causing an interrupt, the $\overline{\mathrm{INT}}$ will be cleared. After writing a logic 1 the bit returns to logic 0.

Table 44. Interrupt Clear Port 0 Register (Address 68h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IC 0.7 | IC 0.6 | IC 0.5 | IC 0.4 | IC 0.3 | IC 0.2 | IC 0.1 | IC 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 45. Interrupt Clear Port 1 Register (Address 69h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IC1.7 | IC1.6 | IC1.5 | IC1.4 | IC1.3 | IC1.2 | IC1.1 | IC1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 46. Interrupt Clear Port 2 Register (Address 6Ah)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IC2.7 | IC2.6 | IC2.5 | IC2.4 | IC2.3 | IC2.2 | IC2.1 | IC2.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Input Status Registers (6Ch, 6Dh, 6Eh)

The read-only input status registers function exactly like Input Port 0, 1 and 2 (00h, 01h, 02h) without resetting the interrupt logic. This allows inspection of the actual state of the input pins without upsetting internal logic. If the pin is configured as an input, the port read is unaffected by input latch logic or other features, the state of the register is simply a reflection of the current state of the input pins. If a pin is configured as an output by the Configuration Register (0Ch, 0Dh, 0Eh), and is also configured as open-drain (register 5Ch and 70h, 71h, 72h), the read for that pin will always return 0 , otherwise that state of that pin is returned.

Table 47. Input Status Port 0 Register (Address 6Ch)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | $\\| 0.7$ | II 0.6 | $\\| I 0.5$ | II 0.4 | II 0.3 | I 0.2 | II 0.1 | I 0.0 |
| Default | X | X | X | X | X | X | X | X |

Table 48. Input Status Port 1 Register (Address 6Dh)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | II 1.7 | II 1.6 | II 1.5 | II .4 | II 1.3 | II .2 | II 1.1 | II 1.0 |
| Default | X | X | X | X | X | X | X | X |

Table 49. Input Status Port 2 Register (Address 6Eh)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | II 2.7 | II 2.6 | II 2.5 | II 2.4 | II 2.3 | II 2.2 | II 2.1 | II 2.0 |
| Default | X | X | X | X | X | X | X | X |

## Individual Pin Output Configuration Registers (70h, 71h, 72h)

The Individual Pin Output Configuration Registers modify output configuration (push-pull or open-drain) set by the Output Port Configuration Register (5Ch).
If the ODENx bit is set at logic 0 (push-pull), any bit set to logic 1 in the IOCRx register will reverse the output state of that pin only to open-drain. When ODENx bit is set at logic 1 (open-drain), a logic 1 in IOCRx will set that pin to push-pull.
The recommended command sequence to program the output pin is to program ODENx (5Ch), the IOCRx and finally the Configuration Register (0Ch, ODh, OEh) to set the pins as outputs.

Table 50. Individual Pin Output Configuration Register 0 (Address 70h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IOCR0.7 | IOCR0.6 | IOCR0.5 | IOCR0.4 | IOCR0.3 | IOCR0.2 | IOCR0.1 | IOCR0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 51. Individual Pin Output Configuration Register 1 (Address 71h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IOCR1.7 | IOCR1.6 | IOCR1.5 | IOCR1.4 | IOCR1.3 | IOCR1.2 | IOCR1.1 | IOCR1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 52. Individual Pin Output Configuration Register 2 (Address 72h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | IOCR2.7 | IOCR2.6 | IOCR2.5 | IOCR2.4 | IOCR2.3 | IOCR2.2 | IOCR2.1 | IOCR2.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Switch Debounce Enable Registers (74h, 75h)

The Switch Debounce Enable Registers enable the switch debounce function for Port 0 and Port 1 pins. If a pin on Port 0 or Port 1 is designated as an input, a logic 1 in the switch debounce enable register will connect debounce logic to that pin. If a pin is assigned as an output (via Configuration Port 0 or Port 1 register) the debounce logic is not connected to that pin and it will function as a normal output. The switch debounce logic requires an oscillator time base input and if this function is used, PO_0 is designated as the oscillator input. If P0_0 is not configured as input and if SD0.0 is not set to logic 1, then switch debounce logic is not connected to any pin.
Table 53. Switch Debounce Enable Port 0 Register (Address 74h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | SD 0.7 | SD 0.6 | SD 0.5 | SD 0.4 | SD 0.3 | SD 0.2 | SD 0.1 | SD 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | technologies

Table 54. Switch Debounce Enable Port 1 Register (Address 75h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | SD1.7 | SD1.6 | SD1.5 | SD1.4 | SD1.3 | SD1.2 | SD1.1 | SD1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Switch Debounce Count Register (76h)

The Switch Debounce Count Register is used to count the debounce time that the switch debounce logic uses to determine if a switch connected to one of the Port 0 or Port 1 pins finally stays open (logic 1 ) or closed (logic 0 ). This number, together with the oscillator frequency supplied to P0_0, determines the debounce time (for example, the debounce time will be $10 \mu$ s if this register is set to 0 Ah and external oscillator frequency is 1 MHz ). The switch debounce logic is disabled if this register is set to 00 h .

Table 55. Switch Debounce Count Register (Address 76h)

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | SDC 0.7 | SDC 0.6 | SDC 0.5 | SDC 0.4 | SDC 0.3 | SDC 0.2 | SDC 0.1 | SDC 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Interrupt Output (INT)

The interrupt output $\overline{N T}$ has an open-drain structure and requires pull-up resistor to VDD_P or VDD_I2C depending on the application. When any current input port state differs from its corresponding input port register state, the interrupt output pin is asserted (logic 0 ) to indicate the system master (MCU) that one of input port states has changed. A pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the input port register.
In order to enable the interrupt output, the following three conditions must be satisfied:

- The GPIO must be configured as an input port by writing "1" to Configuration Port Registers (0Ch, 0Dh, 0Eh).
- The Interrupt Mask Registers (54h, $55 \mathrm{~h}, 56 \mathrm{~h})$ must set to "0" to unmask interrupt sources.
- The Interrupt Edge Registers ( 60 h to 65 h ) select what action on each input pin will cause an interrupt; there are four different interrupt trigger modes: level trigger, rising-edge trigger, falling-edge trigger, or any edge trigger.
The Input Latch Registers (48h, 49h, 4Ah) control each input pin either to enable latched input state or nonlatched input state. When input pin is set to latch state, it will hold or latch the input pin state (keep the logic value) and generate an interrupt until the master can service the interrupt. This minimizes the host's interrupt service response for fast moving inputs.
Any interrupt status bit can be cleared and $\overline{\mathrm{NT}}$ pin de-asserted by using one of the following methods and conditions:
- Power on reset (POR), hardware reset from RESET pin, or $I^{2} \mathrm{C}$ software reset
- Read Input Port Registers (00h, 01h, 02h)
- Write logic 1 to Interrupt Clear Registers (68h, 69h, 6Ah)
- Write logic 1 to Interrupt Mask Registers (54h, 55h, 56h)
- Write logic 0 to Configuration Registers ( $0 \mathrm{Ch}, 0 \mathrm{Dh}, 0 \mathrm{Eh}$ ) and set pin as output port
- Input pin goes back to its initial state in level trigger and non-latch mode
- Input pin goes back to its initial state in level trigger and change latch to non-latch mode
- Change the interrupt trigger mode from level trigger to edge trigger or vice versa in Interrupt Edge Registers


## Switch Debounce

Mechanical switches do not make clean make-or-break connections and the contacts can 'bounce' for a significant period of time before settling into a steady-state condition. This can confuse fast processors and make the physical interface difficult to design and the software interface difficult to make reliable.

The KTS1620 implements hardware to ease the hardware interface by debouncing switch closures with dedicated circuitry. P0_1 to P0_7, P1_0 to P1_7 can connect to this debounce hardware on a pin-by-pin basis. These switch debouncers remove bounce when a switch opens or closes by requiring that sequentially clocked inputs remain in the same state for a number of sampling periods. The output does not change until the input is stable for a programmable duration.

Figure 6 shows the typical opening and closing switch debounce operation timing. To use the debounce circuitry, set the port pins (P0_1 to P0_7, and P1_0 to P1_7) with switches attached in the Switch Debounce Enable 0 and 1 registers (74h, 75h). Connect an external oscillator signal on P0_0, which serves as a time base to the debounce timer. Finally, set a delay time in the Switch Debounce Count register (76h). The combination of time base of the external oscillator and the debounce count sets the qualification debounce period or top in Figure 6. Note that all debounce counters will use the same time base and count, but they all function independently.


Figure 6. Debounce Timing

## Recommended Layout

The VDD_P and VDD_I2C pins require bypass capacitors and they should be placed close to the IC. Use a $0.1 \mu \mathrm{~F}, 10 \mathrm{~V}$ rated, low ESR, X5R ceramic capacitor for best performance. Also, the trace length to VDD_P, VDD_I2C pin and the IC GND should be minimized.


Figure 7. Recommended Layouts for TQFN55-32


Figure 8. Recommended Layouts for FO-WLP66-36

KTS1620

## Packaging Information

## FO-WLP66-36 ( $2.60 \mathrm{~mm} \times 2.60 \mathrm{~mm} \times 0.90 \mathrm{~mm}$ )



Recommended Footprint


## Packaging Information (continue)

TQFN55-32 ( $5.00 \mathrm{~mm} \times 5.00 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ )


| Dimension | mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | 0.203 REF |  |  |
| b | 0.18 | 0.24 | 0.30 |
| D | 4.90 | 5.00 | 5.10 |
| D2 | 3.00 | 3.10 | 3.20 |
| E | 4.90 | 5.00 | 5.10 |
| E2 | 3.00 | 3.10 | 3.20 |
| e | 0.50 BSC |  |  |
| L | 0.30 | 0.40 | 0.50 |

Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.
[^1]:    4. Device is guaranteed to meet performance specifications over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range by design, characterization and correlation with statistical process controls.
